TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TMPN3150B1AFG

Neuron <sup>®</sup> Chip for Distributed Intelligent Control Networks (LONWORKS <sup>®</sup>)


The TMPN3150B1AFG is a Neuron Chip that configures LONWORKS nodes in combination with external memory.


Neuron Chips have all the built-in communications and control functions required to implement LONWORKS nodes. These nodes may then be easily integrated into highly reliable distributed intelligent control networks.

The typical functions for this chip are described below.

#### Features


- I/O functions
  - Eleven programmable I/O pins
  - Two programmable 16-bit timers and counters built in
  - Thirty-four different types of I/O functions to handle a wide range of input and output
  - ROM firmware image containing preprogrammed I/O drivers, greatly simplifying application programs. (Stored in external ROM)
- Network functions
  - Two CPUs for communication protocol processing built in The communications and application CPUs execute in parallel.
  - Built-in LonTalk protocol supporting all seven levels of the ISO OSI reference model
  - A highly reliable communication protocol is supplied as firmware.
  - Built-in twisted-pair wire transceiver
  - Communications modes and communication speeds supporting various types of external transceivers. Supports twisted-pair wire, power line, radio (RF), infrared, coaxial-cable and fiber optic types.
  - Communication port transceiver modes and logical addresses stored within the EEPROM Can be amended via the network.
- Other functions
  - Application programs are also stored within the EEPROM.
     Can be updated by downloading over the network. The EEPROM can be added to externally.
  - Built-in watchdog timer
  - Each chip has a unique ID number Effective during the logical installation of networks
  - Low electrical consumption mode supported through a sleep mode
  - Built-in low-voltage detection circuit Prevents incorrect operations and writing errors in the EEPROM during drops in power voltage.
  - The package is QFP64-P-1414-0.80C (Lead-Free Type (Pd Preplated Frame)).






## **TOSHIBA**

#### **Block Diagram**






ltem	TMPN3150B1AFG
CPU	8-bit CPU × 3
RAM	2,048 bytes
ROM	—
EEPROM	512 bytes
16-bit Timer/Counter	2 channels
External Memory Interface	Available
Package	64-pin SOP

## TOSHIBA

#### **Pin Connections**



### **Pin Functions**

Pin No.	Pin Name	I/O	Pin Function
24	CLK1	Input	Oscillator connection, or external clock input
23	CLK2	Output	Oscillator connection. Leave open when external clock is input to CLK1.
6	~RESET	l/O (built-in pull-up)	Reset pin (active low)
17	~SERVICE	I/O (built-in configurable pull-up)	Service pin. Indicator output during operation.
2 to 5	IO <sub>0</sub> to IO <sub>3</sub>	I/O	Large current sink capacity (20 mA). General I/O port.
10 to 13	10 <sub>4 to</sub> 10 <sub>7</sub>	I/O (built-in configurable pull-up)	General I/O port. One of IO <sub>4</sub> to IO <sub>7</sub> can be specified as the No.1 timer/counter input. The output signal can be output to IO <sub>0</sub> . IO <sub>4</sub> can be used as the No.2 timer/counter input with IO <sub>1</sub> as output.
14 to16	IO <sub>8</sub> to IO <sub>10</sub>	I/O	General I/O port. Can be used for serial communication with other devices.
43, 42, 38 to 33	D <sub>0</sub> , D <sub>1</sub> , D <sub>2</sub> to D <sub>7</sub>	I/O	Data bus for memory expansion
45	R / ~W	Output	Output port for controlling read/write for memory expansion
46	~E	Output	Output port for controlling memory expansion
47, 50 to 64	A <sub>15</sub> , A <sub>14</sub> to A <sub>0</sub>	Output	Address output port for memory expansion
7, 20, 22, 26, 40, 41, 44	V <sub>DD</sub>	Input	Power input (5.0 V typ.)
8, 9, 19, 21, 25, 39	V <sub>SS</sub>	Input	Power input (0 V GND)
1, 18, 27, 48, 49	NC	—	Do not connect anything. Leave pins open.
28 to 32	CP <sub>0</sub> to CP <sub>4</sub>	I/O	Bidirectional port for communications. Supports several communications protocols through specifying of mode.

\*: • The ~SERVICE and IO<sub>4</sub> to IO<sub>7</sub> terminals are programmable pull-ups.

 $\bullet$  All  $V_{DD}$  terminals must be externally connected.

 $\bullet$  All VSS terminals must be externally connected.

#### Maximum Ratings (VSS = 0 V, VSS typ.)

ltem	Symbol	Rating	Unit
Power supply voltage	V <sub>DD</sub>	-0.3 to 7.0	V
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Power dissipation	PD	800	mW
Storage temperature	T <sub>stg</sub>	-65 to 150	°C

#### **Operating Conditions**

Item	Symbol	Min	Тур.	Мах	Unit
Operating voltage	V <sub>DD</sub>	4.5	5.0	5.5	V
	V <sub>IH(1)</sub>	2.0	—	V <sub>DD</sub>	V
Input voltage (TTL)	V <sub>IL(1)</sub>	V <sub>SS</sub>	—	0.8	V
Input voltage (CMOS)	V <sub>IH(2)</sub>	V <sub>DD</sub> - 0.8	—	V <sub>DD</sub>	V
input voltage (CiviCS)	V IL(2)	V <sub>SS</sub>	—	0.8	V
Operating frequency	f <sub>osc</sub>	0.625	—	10	MHz
Operating temperature	T <sub>opr</sub>	-40	—	85	°C

#### **Electrical Characteristics**

DC characteristic ( $V_{DD}$  = 5.0 V ± 10%,  $V_{SS}$  = 0 V, Ta = -40 to 85°C) (The above operating conditions apply unless otherwise stated.)

ltem	Symbol	Pins	Test Condition		Min	Мах	Unit
LOW output voltage (1)	V <sub>OL</sub> (1)	IO <sub>0</sub> to IO <sub>3</sub>	I <sub>OL</sub> = 20 mA		0	0.8	V
Low output voltage (1)	VOL (I)	100 10 103	I <sub>OL</sub> = 10 mA		0	0.4	V
LOW output voltage (2)	V <sub>OL</sub> (2)	~SERVICE	Duty	I <sub>OL</sub> = 20 mA	0	0.8	V
LOW output voltage (2)	VOL (2)	GERVICE	cycle = 50%	I <sub>OL</sub> = 10 mA	0	0.4	V
LOW output voltage (3)	V <sub>OL</sub> (3)	$CP_2, CP_3$	I <sub>OL</sub> = 40 mA		0	1.0	V
LOW output voltage (4)	V <sub>OL</sub> (4)	Others (Note 1)	I <sub>OL</sub> = 1.4 mA	I <sub>OL</sub> = 1.4 mA		0.4	V
HIGH output voltage (1)	V <sub>OH</sub> (1)	IO <sub>0</sub> to IO <sub>3</sub>	I <sub>OH</sub> = −1.4 mA		V <sub>DD</sub> -0.4	V <sub>DD</sub>	V
HIGH output voltage (2)	V <sub>OH</sub> (2)	~SERVICE	I <sub>OH</sub> = −1.4 mA		V <sub>DD</sub> -0.4	V <sub>DD</sub>	V
HIGH output voltage (3)	V <sub>OH</sub> (3)	CP <sub>2</sub> , CP <sub>3</sub>	I <sub>OH</sub> = −40 mA		V <sub>DD</sub> -1.0	V <sub>DD</sub>	V
HIGH output voltage (4)	V <sub>OH</sub> (4)	Others (Note 1)	I <sub>OH</sub> = −1.4 mA		V <sub>DD</sub> -0.4	V <sub>DD</sub>	V
Input current	I <sub>IN</sub>	(Note 2)	$V_{IN} = V_{SS}$ to $V_{DD}$		-10	+10	μA
Pull-up current	I <sub>PU</sub>	IO <sub>4</sub> to IO <sub>7</sub> ~SERVICE, ~RESET (Note 3)	V <sub>IN</sub> = 0 V		-30	-300	μA
Low-voltage detection level	V <sub>LVD</sub>	V <sub>DD</sub>	—		3.8	4.5	V

Note 1: Output voltage characteristics exclude the ~RESET pin and CLK2 pin.

Note 2: Excludes pull-up input pins.

Note 3: The IO<sub>4</sub> to IO<sub>7</sub> and ~SERVICE pins have programmable pull-ups. ~RESET has a fixed pull-up.

	Symbol	Тур.	Мах	Unit	
Operating mode current consumption	10 MHz clock		18	30	mA
	5 MHz clock	I <sub>DD</sub> (OP)	10	15	
	2.5 MHz clock		5	8	
	1.25 MHz clock		2.5	5	
	0.625 MHz clock		1.5	3	
Sleep mode current consumption		I <sub>DD (SLP)</sub>	18	100	μA

Note: Test conditions for current dissipation

 $V_{DD}$  = 5 V; all output = under no load; all input ≤ 0.2 V or ≥ ( $V_{DD}$  – 0.2 V); programmable pull-up = off; crystal oscillator clock input; differential receiver disabled.

The current value (typ.) is the typical value when  $Ta = 25^{\circ}C$ .

The current value (max) applies to the rated temperature range at  $V_{DD}$  = 5.5 V.

 $200 \ \mu A$  (typ.) to  $600 \ \mu A$  (max) is added to the current of the differential receiver when the receiver is enabled. The differential receiver is enabled by either of the following conditions:

• when the Neuron chip is in Run mode and the communication ports are in Differential mode;

• when the Neuron chip is in Sleep mode, the communication ports are in Differential mode, and the Comm Port Wakeup is not masked.


# <u>TOSHIBA</u>

- Echelon, Neuron, LON, LonTalk, NodeBuilder, LONWORKS, 3150 and 3120 are trademarks of Echelon Corporation ("Echelon") registered in the United States and other countries.
- The Neuron Chip is manufactured by Toshiba under license from Echelon. A licensing agreement between the customer and Echelon must be concluded before purchase of any of the Neuron Chip products.
- The Neuron Chip itself does not include the I<sup>2</sup>C object function. You need the "I<sup>2</sup>C Library" supplied by Echelon. The Neuron Chip and the I<sup>2</sup>C Library neither convey nor imply a right under any I<sup>2</sup>C patent rights of Philips Electronics N.V. ("Philips") to make, use or sell any product employing such patent rights. Please refer all questions regarding I<sup>2</sup>C patents and licenses to Philips at the following:


Mr. Gert-Jan Hesselmann Corporate Intellectual Property Philips International B.V. Prof. Holstlaan 6 Building WAH 1-100 P.O. Box 220 5600 AE, Eindhoven, The Netherlands Phone : +31 40 274 32 61 Fax : +31 40 274 34 89 E-mail : Gert.Jan.Hesselmann@philips.com

### Package Dimensions

QFP64-P-1414-0.80C



UNIT: mm



About solderability, following conditions were confirmed
Solderability
<ul> <li>(1) Use of Sn-37Pb solder Bath</li> <li>solder bath temperature = 230°C</li> <li>dipping time = 5 seconds</li> <li>the number of times = once</li> <li>use of R-type flux</li> </ul>
<ul> <li>(2) Use of Sn-3.0Ag-0.5Cu solder Bath</li> <li>solder bath temperature = 245°C</li> <li>dipping time = 5 seconds</li> </ul>

- the number of times = once
- use of R-type flux

#### **RESTRICTIONS ON PRODUCT USE**

060116EBA

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023\_A

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023\_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023\_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E