

Avalanche Energy Rated N-Channel Power MOSFETs

N-CHANNEL ENHANCEMENT MODE

8.1A, and 6.5A, 275, 250V


$r_{DS(on)}$ = 0.45Ω, 0.68Ω

Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance
- 275, 250V rating - 120V AC line system operation

The IRF634, IRF635, IRF636, and IRF637 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


All types are supplied in the JEDEC TO-220AB plastic package.



TERMINAL DIAGRAM

6

TERMINAL DESIGNATION



JEDEC TO-220AB


Absolute Maximum Ratings

Parameter	IRF634	IRF635	IRF636	IRF637	Units
V_{DS}	250	250	275	275	V
V_{DGR}	250	250	275	275	V
$I_D @ T_c = 25^\circ C$	8.1	6.5	8.1	6.5	A
$I_D @ T_c = 100^\circ C$	5.1	4.1	5.1	4.1	A
I_{DM}	32	26	32	26	A
V_{GS}	± 20				V
$P_D @ T_c = 25^\circ C$	75				W
Linear Derating Factor	0.6				W/ $^\circ C$
E_{as}	180				mj
T_J	-55 to 150				$^\circ C$
T_{stg}	300 [0.063 in. (1.6mm) from case for 10s]				$^\circ C$

Rugged Power MOSFETs

**IRF634, IRF635
IRF636, IRF637**


Electrical Characteristics @ $T_c = 25^\circ C$ (Unless Otherwise Specified)

Parameter	Type	Min.	Typ.	Max.	Units	Test Conditions	
BV _{DSS} Drain - Source Breakdown Voltage	IRF636	275	—	—	V	$V_{GS} = 0V$ $I_D = 250\mu A$	
	IRF637	250	—	—	V		
V_{GTH} Gate Threshold Voltage	ALL	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$	
I_{GSS} Gate-Source Leakage Forward	ALL	—	—	500	nA	$V_{GS} = 20V$	
I_{GSS} Gate-Source Leakage Reverse	ALL	—	—	-500	nA	$V_{GS} = 20V$	
$I_{DS(0)}$ Zero Gate Voltage Drain Current	ALL	—	—	250	μA	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$	
	ALL	—	—	1000	μA	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_c = 125^\circ C$	
$I_{D(on)}$ On-State Drain Current Θ	IRF634	8.1	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)max}, V_{GS} = 10V$	
	IRF636	6.5	—	—	A		
$R_{DS(on)}$ Static Drain-Source On-State Resistance Θ	IRF634	—	0.32	0.45	Ω	$V_{GS} = 10V, I_D = 4.1A$	
	IRF636	—	0.48	0.68	Ω		
G_{fs} Forward Transconductance Θ	ALL	2.9	4.3	—	S(Ω)	$V_{DS} > I_{D(on)} \times R_{DS(on)max}, I_D = 4.1$	
C_{iss} Input Capacitance	ALL	—	600	—	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0 \text{ MHz}$ See Fig. 10	
C_{oss} Output Capacitance	ALL	—	180	—	pF		
C_{rss} Reverse Transfer Capacitance	ALL	—	52	—	pF	$V_{DD} = 90V, I_D = 5.0A, Z_D = 15\Omega$ See Fig. 17	
$t_{on(on)}$ Turn-On Delay Time	ALL	—	9.1	14	ns		
t_r Rise Time	ALL	—	23	35	ns	(MOSFET switching times are essentially independent of operating temperature.)	
$t_{off(on)}$ Turn-Off Delay Time	ALL	—	31	47	ns		
t_f Fall Time	ALL	—	19	29	ns		
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	ALL	—	24	35	nC	$V_{GS} = 10V, I_D = 12A, V_{DS} = 0.8 \text{ Max. Rating}$ See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q_{gs} Gate-Source Charge	ALL	—	5.1	7.7	nC		
Q_{gd} Gate-Drain ("Miller") Charge	ALL	—	12	18	nC		
L_D Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.	Modified MOSFET symbol showing the internal device inductances. 
L_S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.	

Thermal Resistance

R_{thJC} Junction-to-Case	ALL	—	—	1.67	$^\circ C/W$	
R_{thCS} Case-to-Sink	ALL	—	0.5	—	$^\circ C/W$	Mounting surface flat, smooth, and greased.
R_{thJA} Junction-to-Ambient	ALL	—	—	80	$^\circ C/W$	Free Air Operation

Source-Drain Diode Ratings and Characteristics

I_S Continuous Source Current (Body Diode)	IRF634	—	—	8.1	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
	IRF636	—	—	6.5	A	
I_{SM} Pulse Source Current (Body Diode) Θ	IRF634	—	—	32	A	
	IRF636	—	—	26	A	
V_{SD} Diode Forward Voltage Θ	ALL	—	—	2.0	V	$T_c = 25^\circ C, I_S = 8.1A, V_{GS} = 0V$
t_r Reverse Recovery Time	ALL	92	180	390	ns	$T_J = 150^\circ C, I_F = 8.1A, dI_F/dt = 100A/\mu s$
Q_{RR} Reverse Recovered Charge	ALL	0.63	1.3	2.7	μC	$T_J = 150^\circ C, I_F = 8.1A, dI_F/dt = 100A/\mu s$
t_{on} Forward Turn-on Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_s + L_d$.				

① $T_J = 25^\circ C$ to $150^\circ C$. ② Pulse Test: Pulse width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.

③ Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

④ $V_{DD} = 50V$, starting $T_J = 25^\circ C$, $L = 4.5MH$, $R_{gs} = 25\Omega$, $I_{peak} = 8.1A$. See figures 14, 15.




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics

6




Fig. 3 — Typical Saturation Characteristics





Fig. 4 — Maximum Safe Operating Area

Rugged Power MOSFETs

IRF634, IRF635

IRF636, IRF637



t_1 . RECTANGULAR PULSE DURATION (SECONDS)

Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs.
Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 14 — Unclamped Energy Test Circuit




Fig. 16 — Switching Time Test Circuit




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 15 — Unclamped Energy Waveforms




Fig. 17 — Gate Charge Test Circuit