


For Immediate Assistance, Contact Your Local Salesperson



ADS7824

www.burr-brown.com/databook/ADS7824.html


4 Channel, 12-Bit Sampling CMOS A/D Converter

FEATURES

- 25 μ s max SAMPLING AND CONVERSION
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 16-BIT ADS7825
- PARALLEL AND SERIAL DATA OUTPUT
- 28-PIN 0.3" PLASTIC DIP AND SOIC
- ± 0.5 LSB max INL AND DNL
- 50mW max POWER DISSIPATION
- 50 μ W POWER DOWN MODE
- ± 10 V INPUT RANGE, FOUR CHANNEL MULTIPLEXER
- CONTINUOUS CONVERSION MODE

DESCRIPTION

The ADS7824 can acquire and convert 12 bits to within ± 0.5 LSB in 25 μ s max while consuming only 50mW max. Laser-trimmed scaling resistors provide the standard industrial ± 10 V input range and channel-to-channel matching of $\pm 0.1\%$. The ADS7824 is a low-power 12-bit sampling A/D with a four channel input multiplexer, S/H, clock, reference, and a parallel/serial microprocessor interface. It can be configured in a continuous conversion mode to sequentially digitize all four channels. The 28-pin ADS7824 is available in a plastic 0.3" DIP and in a SOIC, both fully specified for operation over the industrial -40°C to $+85^{\circ}\text{C}$ range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: <http://www.burr-brown.com/> • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

ELECTRICAL

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_S = 40\text{kHz}$, $V_{S1} = V_{S2} = V_S = +5\text{V} \pm 5\%$, using external reference, $\text{CONTC} = 0\text{V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7824P, U | | | ADS7824PB, UB | | | UNITS | |
|--|--|---|------------------|---------------------|---------------|---------|------------------|-------------------------|---------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | | |
| RESOLUTION | | | | 12 | | | * ⁽¹⁾ | Bits | |
| ANALOG INPUT | | | | | | | | | |
| Voltage Range | Channel On or Off | | $\pm 10\text{V}$ | | | * | | V | |
| Impedance | | | 45.7 | | | * | | k Ω | |
| Capacitance | | | | 35 | | | * | pF | |
| THROUGHPUT SPEED | | | | | | | | | |
| Conversion Time | Includes Acquisition | | 20 | | | * | | μs | |
| Acquisition Time | | | 5 | | | * | | μs | |
| Multiplexer Settling Time | | | 5 | | | * | | μs | |
| Complete Cycle (Acquire and Convert) | CONTC = +5V | | | 25 | | | * | μs | |
| Complete Cycle (Acquire and Convert) | | | | 40 | | | * | μs | |
| Throughput Rate | | 40 | | | * | | * | kHz | |
| DC ACCURACY | | | | | | | | | |
| Integral Linearity Error | Internal Reference | | ± 0.15 | ± 1 | | * | ± 0.5 | LSB ⁽²⁾ | |
| Differential Linearity Error | | | ± 0.15 | ± 1 | | * | ± 0.5 | LSB | |
| No Missing Codes | | Guaranteed | 0.1 | | | * | | LSB | |
| Transition Noise ⁽³⁾ | Internal Reference | | | ± 0.5 | | * | ± 0.25 | % | |
| Full Scale Error ⁽⁴⁾ | | | | ± 7 | | ± 5 | ± 0.25 | ppm/ $^{\circ}\text{C}$ | |
| Full Scale Error Drift | | | | ± 2 | | * | | ppm/ $^{\circ}\text{C}$ | |
| Full Scale Error ⁽⁴⁾ | Internal Reference | | | ± 0.5 | | * | ± 0.25 | % | |
| Full Scale Error Drift | | | | ± 2 | | * | | ppm/ $^{\circ}\text{C}$ | |
| Bipolar Zero Error | | | | ± 2 | ± 10 | | * | mV | |
| Bipolar Zero Error Drift | $+4.75 < V_S < +5.25$ | | | ± 0.1 | | * | ± 0.1 | ppm/ $^{\circ}\text{C}$ | |
| Channel-to-Channel Mismatch | | | | ± 0.5 | | * | | % | |
| Power Supply Sensitivity | | | | | ± 0.5 | | * | LSB | |
| AC ACCURACY | | | | | | | | | |
| Spurious-Free Dynamic Range ⁽⁵⁾ | $f_{IN} = 1\text{kHz}$ | 80 | 90 | | * | * | * | dB | |
| Total Harmonic Distortion | $f_{IN} = 1\text{kHz}$ | | -90 | -60 | | * | * | dB | |
| Signal-to-(Noise+Distortion) | $f_{IN} = 1\text{kHz}$ | 70 | 73 | | 72 | * | * | dB | |
| Signal-to-Noise | $f_{IN} = 1\text{kHz}$ | 70 | 73 | | 72 | * | * | dB | |
| Channel Separation ⁽⁶⁾ | $f_{IN} = 1\text{kHz}$ | 90 | 100 | | * | * | * | dB | |
| -3dB Bandwidth | | | 2 | | | * | * | MHz | |
| Useable Bandwidth ⁽⁷⁾ | | | 90 | | | * | * | kHz | |
| SAMPLING DYNAMICS | | | | | | | | | |
| Aperture Delay | FS Step | | 40 | | | * | | ns | |
| Transient Response ⁽⁸⁾ | | | 5 | | | * | | μs | |
| Overvoltage Recovery ⁽⁹⁾ | | | 1 | | | | * | μs | |
| REFERENCE | | | | | | | | | |
| Internal Reference Voltage | $V_{REF} = +2.5\text{V}$ | 2.48 | 2.5 | 2.52 | * | * | * | V | |
| Internal Reference Source Current (Must use external buffer) | | | | 1 | | * | * | * | μA |
| External Reference Voltage Range for Specified Linearity | | | 2.3 | 2.5 | 2.7 | * | * | * | V |
| External Reference Current Drain | | | | 100 | | | * | μA | |
| DIGITAL INPUTS | | | | | | | | | |
| Logic Levels | | | | | | | | | |
| V_{IL} | | -0.3 | | +0.8 | * | * | * | V | |
| V_{IH} | | +2.4 | | $V_S + 0.3\text{V}$ | * | * | * | V | |
| I_{IL} | | | | ± 10 | | * | * | μA | |
| I_{IH} | | | | ± 10 | | * | * | μA | |
| DIGITAL OUTPUTS | | | | | | | | | |
| Data Format | $I_{SINK} = 1.6\text{mA}$ $I_{SOURCE} = 500\mu\text{A}$ High-Z State, $V_{OUT} = 0\text{V}$ to V_S High-Z State | Parallel in two bytes; Serial Binary Two's Complement | | | | * | | | |
| Data Coding | | | | | | * | | | |
| V_{OL} | | | | | +0.4 | | * | * | V |
| V_{OH} | | | | | * | | * | V | |
| Leakage Current | | | | ± 5 | | * | * | μA | |
| Output Capacitance | | | | 15 | | * | * | pF | |

ADS7824 A/D CONVERTERS, DATA ACQUISITION COMPONENTS

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



For Immediate Assistance, Contact Your Local Salesperson

SPECIFICATIONS (CONT)

ELECTRICAL

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_s = 40\text{kHz}$, $V_{S1} = V_{S2} = V_S = +5\text{V} \pm 5\%$, using external reference, $\text{CONTC} = 0\text{V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7824P, U | | | ADS7824PB, UB | | | UNITS |
|---|---|-------------|-----|-------|---------------|-----|-----|-----------------------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| DIGITAL TIMING | | | | | | | | |
| Bus Access Time | $\text{PAR}/\overline{\text{SER}} = +5\text{V}$ | | | 83 | | | * | ns |
| Bus Relinquish Time | $\text{PAR}/\overline{\text{SER}} = +5\text{V}$ | | | 83 | | | * | ns |
| Data Clock | $\text{PAR}/\overline{\text{SER}} = 0\text{V}$ | | | | | | | |
| Internal Clock (Output only when transmitting data) | $\text{EXT}/\overline{\text{INT}} \text{ LOW}$ | 0.5 | | 1.5 | * | | * | MHz |
| External Clock | $\text{EXT}/\overline{\text{INT}} \text{ HIGH}$ | 0.1 | | 10 | * | | * | MHz |
| POWER SUPPLIES | | | | | | | | |
| $V_{S1} = V_{S2} = V_S$ | $f_s = 40\text{kHz}$ | +4.75 | +5 | +5.25 | * | * | * | V |
| Power Dissipation | PWRD HIGH | | 50 | 50 | | * | * | mW μW |
| TEMPERATURE RANGE | | | | | | | | |
| Specified Performance | | -40 | | +85 | * | | * | $^{\circ}\text{C}$ |
| Storage | | -65 | | +150 | * | | * | $^{\circ}\text{C}$ |
| Thermal Resistance (θ_{JA}) | | | | | | | | |
| Plastic DIP | | | 75 | | | * | | $^{\circ}\text{C}/\text{W}$ |
| SOIC | | | 75 | | | * | | $^{\circ}\text{C}/\text{W}$ |

NOTES: (1) An asterisk (*) specifies same value as grade to the left. (2) LSB means Least Significant Bit. For the 12-bit, $\pm 10\text{V}$ input ADS7824, one LSB is 4.88mV. (3) Typical rms noise at worst case transitions and temperatures. (4) Full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. (5) All specifications in dB are referred to a full-scale $\pm 10\text{V}$ input. (6) A full scale sinewave input on one channel will be attenuated by this amount on the other channels. (7) Useable Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy. (8) The ADS7824 will accurately acquire any input step if given a full acquisition period after the step. (9) Recovers to specified performance after 2 x FS input overvoltage, and normal acquisitions can begin.

PACKAGE/ORDERING INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ⁽¹⁾ | TEMPERATURE RANGE | MAXIMUM INTEGRAL LINEARITY ERROR (LSB) | MINIMUM SIGNAL-TO-(NOISE + DISTORTION) RATIO (dB) |
|-----------|-------------|---------------------------------------|--|--|---|
| ADS7824P | Plastic Dip | 246 | -40°C to $+85^{\circ}\text{C}$ | ± 1 | 70 |
| ADS7824PB | Plastic Dip | 246 | -40°C to $+85^{\circ}\text{C}$ | ± 0.5 | 72 |
| ADS7824U | SOIC | 217 | -40°C to $+85^{\circ}\text{C}$ | ± 1 | 70 |
| ADS7824UB | SOIC | 217 | -40°C to $+85^{\circ}\text{C}$ | ± 0.5 | 72 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ABSOLUTE MAXIMUM RATINGS

| | |
|---|--|
| Analog Inputs: $\text{AIN}_0, \text{AIN}_1, \text{AIN}_2, \text{AIN}_3$ | $\pm 15\text{V}$ |
| REF | (AGND2 -0.3V) to ($V_S + 0.3\text{V}$) |
| CAP | Indefinite Short to AGND2, Momentary Short to V_S |
| V_{S1} and V_{S2} to AGND2 | 7V |
| V_{S1} to V_{S2} | $\pm 0.3\text{V}$ |
| Difference between AGND1, AGND2 and DGND | $\pm 0.3\text{V}$ |
| Digital Inputs and Outputs | -0.3V to ($V_S + 0.3\text{V}$) |
| Maximum Junction Temperature | 150°C |
| Internal Power Dissipation | 825mW |
| Lead Temperature (soldering, 10s) | $+300^{\circ}\text{C}$ |
| Maximum Input Current to Any Pin | 100mA |




ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PIN CONFIGURATION



Or, Call Customer Service at 1-800-548-6132 (USA Only)

PIN ASSIGNMENTS

| PIN # | NAME | I/O | DESCRIPTION |
|-------|------------------|-----|---|
| 1 | AGND1 | | Analog Ground. Used internally as ground reference point. |
| 2 | AIN ₀ | | Analog Input Channel 0. Full-scale input range is ±10V. |
| 3 | AIN ₁ | | Analog Input Channel 1. Full-scale input range is ±10V. |
| 4 | AIN ₂ | | Analog Input Channel 2. Full-scale input range is ±10V. |
| 5 | AIN ₃ | | Analog Input Channel 3. Full-scale input range is ±10V. |
| 6 | CAP | | Internal Reference Output Buffer. 2.2μF Tantalum to ground. |
| 7 | REF | | Reference Input/Output. Outputs +2.5V nominal. If used externally, must be buffered to maintain AD57825 accuracy. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2μF Tantalum capacitor. |
| 8 | AGND2 | | Analog Ground. |
| 9 | D7 | O | Parallel Data Bit 7 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table 1. |
| 10 | D6 | O | Parallel Data Bit 6 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table 1. |
| 11 | D5 | O | Parallel Data Bit 5 if PAR/SER HIGH; Tri-state if PAR/SER LOW. See Table 1. |
| 12 | D4 | I/O | Parallel Data Bit 4 if PAR/SER HIGH; if PAR/SER LOW, a LOW level input here will transmit serial data on SDATA from the previous conversion using the internal serial clock; a HIGH input here will transmit serial data using an external serial clock input on DATACLK (D2). See Table 1. |
| 13 | D3 | O | Parallel Data Bit 3 if PAR/SER HIGH; SYNC output if PAR/SER LOW. See Table 1. |
| 14 | DGND | | Digital Ground. |
| 15 | D2 | I/O | Parallel Data Bit 2 if PAR/SER HIGH; if PAR/SER LOW, this will output the internal serial clock if EXT/INT (D4) is LOW; will be an input for an external serial clock if EXT/INT (D4) is HIGH. See Table 1. |
| 16 | D1 | O | Parallel Data Bit 1 if PAR/SER HIGH; SDATA serial data output if PAR/SER LOW. See Table 1. |
| 17 | D0 | I/O | Parallel Data Bit 0 if PAR/SER HIGH; TAG data input if PAR/SER LOW. See Table 1. |
| 18 | A1 | I/O | Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table 1. |
| 19 | A0 | I/O | Channel Address. Input if CONTC LOW, output if CONTC HIGH. See Table 1. |
| 20 | PAR/SER | I | Select Parallel or Serial Output. If HIGH, parallel data will be output on D0 thru D7. If LOW, serial data will be output on SDATA. See Table 1 and Figure 1. |
| 21 | BYTE | I | Byte Select. Only used with parallel data, when PAR/SER HIGH. Determines which byte is available on D0 thru D7. Changing BYTE with CS LOW and R/C HIGH will cause the data bus to change accordingly. LOW selects the 8 MSBs; HIGH selects the 4 LSBs, see Figures 2 and 3. |
| 22 | R/C | I | Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a conversion. With CS LOW, a rising edge on R/C enables the output data bits if PAR/SER HIGH, or starts transmission of serial data if PAR/SER LOW and EXT/INT HIGH. |
| 23 | CS | I | Chip Select. Internally OR'd with R/C. With CONTC LOW and R/C LOW, a falling edge on CS will initiate a conversion. With R/C HIGH, a falling edge on CS will enable the output data bits if PAR/SER HIGH, or starts transmission of serial data if PAR/SER LOW and EXT/INT HIGH. |
| 24 | BUSY | O | Busy Output. Falls when conversion is started; remains LOW until the conversion is completed and the data is latched into the output register. In parallel output mode, output data will be valid when BUSY rises, so that the rising edge can be used to latch the data. |
| 25 | CONTC | I | Continuous Conversion Input. If LOW, conversions will occur normally when initiated using CS and R/C; if HIGH, acquisition and conversions will take place continually, cycling through all four input channels, as long as CS, R/C and PWRD are LOW. See Table 1. For serial mode only. |
| 26 | PWRD | I | Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output register. In the continuous conversion mode, the multiplexer address channel is reset to channel 0. |
| 27 | V _{S2} | | Supply Input. Nominally +5V. Connect directly to pin 28. Decouple to ground with 0.1μF ceramic and 10μF Tantalum capacitors. |
| 28 | V _{S1} | | Supply Input. Nominally +5V. Connect directly to pin 27. |

ADS7824

A/D CONVERTERS, DATA ACQUISITION COMPONENTS